



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/935,426	08/22/2001	David Locket	60097-0027	9478
29989 7590 01/28/2008 HICKMAN PALERMO TRUONG & BECKER, LLP 2055 GATEWAY PLACE SUITE 550 SAN JOSE, CA 95110				
			EXAMINER CHEVALIER, ROBERT	
			ART UNIT 2621	PAPER NUMBER
			MAIL DATE 01/28/2008	DELIVERY MODE PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

## Office Action Summary

Application No.

09/935,426

Applicant(s)

LOCKET ET AL.

Examiner

Bob Chevalier

Art Unit

2621

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 16 December 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-61 is/are pending in the application.
- 4a) Of the above claim(s) 42-61 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-24 and 36-41 is/are rejected.
- 7) ☒ Claim(s) 25-35 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 22 August 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date See Continuation Sheet.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

Continuation of Attachment(s) 3). Information Disclosure Statement(s) (PTO/SB/08), Paper No(s)/Mail Date :2/6/07,7/21/06,5/10/06,3/27/06,2/10/06,1/13/06,8/4/05.

**DETAILED ACTION**

***Election/Restrictions***

1. Applicant's election without traverse of claims 1-41 of Group I in the reply filed on 12/16/07 is acknowledged.

***Claim Rejections - 35 USC § 102***

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claims 1-24, 36-41 are rejected under 35 U.S.C. 102(e) as being anticipated by MacInnis et al.

MacInnis et al discloses a video/audio system that shows all the limitations recited in claim 1, including the feature of the input section for acquiring and tuning an input signal (See MacInnis et al's Figure 39, component 1528, 1530), the feature of the output section wherein the input section is passed to the output section as a transport stream (See the outputs shown in MacInnis et al's Figure 39), the feature of the means for decoding the transport stream connected to a processor (See MacInnis et al's Figure 39, components 1500, 1504, 1506, 1514), the feature of the bridge connected to the decoder/host controller, the bridge operative to interface a plurality of system components (See MacInnis et al's Figure 39, component 1508), and the feature of the

input section being individualized according to the source type as specified in the present claim 1. (See MacInnis et al's Figure 39, components 1528, 1530).

With regard to claim 2, the feature of the input section being adapted to accept an analog input signal as specified thereof is present in MacInnis et al. (See MacInnis et al's Figure 39, component 1528).

With regard to claim 3, the feature of the input section accepting the analog input signal from any of RF coaxial, composite audio/video and S-video connectors as specified thereof is present in MacInnis et al. (See MacInnis et al's Figure 38, and page 34, paragraphs [0445]-[0447]).

With regard to claims 4, and 10, the features of tuning to a desired channel, decoder for digitizing a video component of the signal, multi-standard sound processor for processing an audio component of the signal, and the MPEG-2 encoder receiving the digitized video and audio components and encoding and multiplexing into an MPEG-2 transport stream, as specified thereof is present in MacInnis et al. (See MacInnis et al's Figure 38, and page 34, paragraphs [0445]-[0447], and Figure 39, and the corresponding disclosure).

With regard to claims 5, and 11, the feature of the memory element as specified thereof is present in MacInnis et al. (See MacInnis et al's Figure 39, component 1540).

With regard to claim 6, the feature of the secondary input comprising a second set of RF coaxial, composite audio/video or S-video connectors as specified thereof is present in MacInnis et al. (See MacInnis et al's Figure 38, and page 34, paragraphs [0445]-[0447]).

With regard to claim 7, the feature of the input section being adapted to accept a digital satellite input signal as specified thereof is present in MacInnis et al. (See MacInnis et al's Figure 38, and page 35, paragraph [0447], lines 1-4).

With regard to claim 8, the feature of demodulating the digital satellite signals to a MPEG-2 transport stream as specified thereof is present in MacInnis et al. (See MacInnis et al's Figure 38, component 1400, and page 35, paragraph [0447]).

With regard to claim 9, the feature of accepting input in both analog and digital formats as specified thereof is present in MacInnis et al. (See MacInnis et al's Figure 38, components 1410, 1414).

With regard to claim 12, the feature of the output section comprising a transport stream wherein the transport stream receives the transport stream from the input section as specified thereof is present in MacInnis et al. (See MacInnis et al's Figure 38).

With regard to claim 13, the feature of decoding the transport stream comprising an MPEG transport stream decoder/graphics subsystem wherein the first data transfer element comprises a host bus as specified thereof is present in MacInnis et al. (See MacInnis et al's Figure 39, and the corresponding disclosure).

With regard to claim 14, it is noted that all of the features recited thereof are present in MacInnis et al, including the host bridge (See MacInnis et al's Figure 39, component 1508), memory controller (See MacInnis et al's Figure 39, component 1510), MPEG-2 transport demultiplexer (See MacInnis et al's Figure 39, components 1502, 1506), MPEG-2 decoder (See MacInnis et al's Figure 39, component 1504),

audio/video decoder (See MacInnis et al's Figure 39, components 1504, 1506, 1520), graphics processor (See MacInnis et al's Figure 39, components 1516, 1518), PCI bridge (See MacInnis et al's Figure 39, component 1536), bus controller (See MacInnis et al's Figure 39, component 1534), SmartCard interface (See the last sentence shown in MacInnis et al's paragraph [0457]), and the modem interface as specified in the present claim 14. (See MacInnis et al's page 35, paragraph [0447], lines 7-9).

With regard to claim 15, the feature of the transport stream decoder/graphics subsystem further comprising at least one transport stream interface, wherein the transport stream interface receives the transport stream from the input section as specified thereof is present in MacInnis et al. (See MacInnis et al's Figure 38).

With regard to claim 16, the feature of the packet stream being stored and played back through an output side of the transport stream decoder/graphics subsystem as specified thereof is present in MacInnis et al. (See MacInnis et al's Figure 39, components 1540, 1512, 1516).

With regard to claim 17, the feature of the plurality of outputs including any of S-video, audio, SPDIF and CVBS as specified thereof is present in MacInnis et al. (See MacInnis et al's Figure 39, components 1542, 1544, 1546, 1548, 1550).

With regard to claim 18, the feature of the SmartCard reader interface as specified thereof is present in MacInnis et al. (See the last sentence shown in MacInnis et al's paragraph [0457]).

With regard to claim 19, the feature of the PROM specified thereof is present in MacInnis et al. (See MacInnis et al's page 53, paragraph [0681]).

With regard to claim 20, the feature of the SDRAM specified thereof is present in MacInnis et al. (See MacInnis et al's Figure 39, component 1540).

With regard to claim 21, the feature of the modem specified thereof is present in MacInnis et al. (See MacInnis et al's page 35, paragraph [0447], lines 7-9).

With regard to claims 22-24, the feature of the MIPS processor and wherein the first data transfer element comprises a host bus as specified thereof is present in MacInnis et al. (See MacInnis et al's Figure 40, component 1646).

With regard to claim 36, the feature of the system bus recited thereof is present in MacInnis et al. (See MacInnis et al's Figure 40, component 1648).

With regard to claim 37, the feature of the system bus comprises a PCI bus as specified thereof is present in MacInnis et al. (See MacInnis et al's Figure 40, component 1642).

With regard to claim 38, the feature of the USB controller coupled to the PCI bus as specified thereof is present in MacInnis et al. (See MacInnis et al's Figure 40, components 1656, 1678).

With regard to claims 39-41, the feature of the system board, the output section being implemented on a single microchip or a chipset as specified thereof are present in MacInnis et al. (See MacInnis et al's Figures 39-40).

4. Claims 25-35 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.




**Conclusion**

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Bob Chevalier whose telephone number is 571-272-7374. The examiner can normally be reached on MM-F (9:00-6:30), second Monday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thai Tran can be reached on 571-272-7382. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

B. Chevalier  
January 15, 2008.

  
ROBERT CHEVALIER  
PRIMARY EXAMINER